Online Public Access Catalogue

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (Record no. 14453)

MARC details
020 ## -
-- 9783540390978
-- 978-3-540-39097-8
024 7# -
-- 10.1007/11847083
-- doi
050 #4 -
-- QA76.9.L63
072 #7 -
-- UYF
-- bicssc
072 #7 -
-- COM036000
-- bisacsh
082 04 -
-- 621.395
-- 23
100 1# -
-- Vounckx, Johan.
-- editor.
245 10 -
-- Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
-- [electronic resource] :
-- 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006. Proceedings /
-- edited by Johan Vounckx, Nadine Azemard, Philippe Maurine.
264 #1 -
-- Berlin, Heidelberg :
-- Springer Berlin Heidelberg,
-- 2006.
300 ## -
-- XVI, 677 p. Also available online.
-- online resource.
336 ## -
-- text
-- txt
-- rdacontent
337 ## -
-- computer
-- c
-- rdamedia
338 ## -
-- online resource
-- cr
-- rdacarrier
347 ## -
-- text file
-- PDF
-- rda
490 1# -
-- Lecture Notes in Computer Science,
-- 0302-9743 ;
-- 4148
505 0# -
-- Session 1 – High-Level Design -- Session 2 – Power Estimation / Modeling -- Session 3 – Memory and Register Files -- Session 4 – Low-Power Digital Circuits -- Session 5 – Busses and Interconnects -- Session 6 – Low Power Techniques -- Session 7 – Applications and SoC Design -- Session 8 – Modeling -- Session 9 – Digital Circuits -- Session 10 – Reconfigurable and Programmable Devices -- Poster 1 -- Poster 2 -- Poster 3 -- Keynotes -- Industrial Session.
520 ## -
-- Welcome to the proceedings of PATMOS 2006, the 16th in a series of international workshops. PATMOS 2006 was organized by LIRMM with CAS technical - sponsorship and CEDA sponsorship. Over the years, the PATMOS workshop has evolved into an important European event, where researchers from both industry and academia discuss and investigate the emerging challenges in future and contemporary applications, design methodologies, and tools required for the development of upcoming generations of integrated circuits and systems. The technical program of PATMOS 2006 contained state-of-the-art technical contributions, three invited talks, a special session on hearing-aid design, and an embedded tutorial. The technical program focused on timing, performance and power consumption, as well as architectural aspects with particular emphasis on modeling, design, characterization, analysis and optimization in the nanometer era. The Technical Program Committee, with the assistance of additional expert reviewers, selected the 64 papers presented at PATMOS. The papers were organized into 11 technical sessions and 3 poster sessions. As is always the case with the PATMOS workshops, full papers were required, and several reviews were received per manuscript.
650 #0 -
-- Computer science.
650 #0 -
-- Memory management (Computer science).
650 #0 -
-- Logic design.
650 #0 -
-- Computer system performance.
650 #0 -
-- Systems engineering.
650 14 -
-- Computer Science.
650 24 -
-- Logic Design.
650 24 -
-- Processor Architectures.
650 24 -
-- System Performance and Evaluation.
650 24 -
-- Arithmetic and Logic Structures.
650 24 -
-- Memory Structures.
650 24 -
-- Circuits and Systems.
700 1# -
-- Azemard, Nadine.
-- editor.
700 1# -
-- Maurine, Philippe.
-- editor.
710 2# -
-- SpringerLink (Online service)
773 0# -
-- Springer eBooks
776 08 -
-- Printed edition:
-- 9783540390947
830 #0 -
-- Lecture Notes in Computer Science,
-- 0302-9743 ;
-- 4148
856 40 -
-- http://dx.doi.org/10.1007/11847083
912 ## -
-- ZDB-2-SCS
912 ## -
-- ZDB-2-LNC
950 ## -
-- Computer Science (Springer-11645)
999 ## -
-- 14453
-- 14453

No items available.