High Performance Embedded Architectures and Compilers (Record no. 14749)
[ view plain ]
| 020 ## - | |
|---|---|
| -- | 9783540693383 |
| -- | 978-3-540-69338-3 |
| 024 7# - | |
| -- | 10.1007/978-3-540-69338-3 |
| -- | doi |
| 050 #4 - | |
| -- | QA76.9.C62 |
| 072 #7 - | |
| -- | UMB |
| -- | bicssc |
| 072 #7 - | |
| -- | UYF |
| -- | bicssc |
| 072 #7 - | |
| -- | COM036000 |
| -- | bisacsh |
| 082 04 - | |
| -- | 004 |
| -- | 23 |
| 100 1# - | |
| -- | Bosschere, Koen. |
| -- | editor. |
| 245 10 - | |
| -- | High Performance Embedded Architectures and Compilers |
| -- | [electronic resource] : |
| -- | Second International Conference, HiPEAC 2007, Ghent, Belgium, January 28-30, 2007. Proceedings / |
| -- | edited by Koen Bosschere, David Kaeli, Per Stenström, David Whalley, Theo Ungerer. |
| 264 #1 - | |
| -- | Berlin, Heidelberg : |
| -- | Springer Berlin Heidelberg, |
| -- | 2007. |
| 300 ## - | |
| -- | XI, 307 p. Also available online. |
| -- | online resource. |
| 336 ## - | |
| -- | text |
| -- | txt |
| -- | rdacontent |
| 337 ## - | |
| -- | computer |
| -- | c |
| -- | rdamedia |
| 338 ## - | |
| -- | online resource |
| -- | cr |
| -- | rdacarrier |
| 347 ## - | |
| -- | text file |
| -- | |
| -- | rda |
| 490 1# - | |
| -- | Lecture Notes in Computer Science, |
| -- | 0302-9743 ; |
| -- | 4367 |
| 505 0# - | |
| -- | Invited Program -- Keynote: Insight, Not (Random) Numbers: An Embedded Perspective -- I Secure and Low-Power Embedded Memory Systems -- Compiler-Assisted Memory Encryption for Embedded Processors -- Leveraging High Performance Data Cache Techniques to Save Power in Embedded Systems -- Applying Decay to Reduce Dynamic Power in Set-Associative Caches -- II Architecture/Compiler Optimizations for Efficient Embedded Processing -- Virtual Registers: Reducing Register Pressure Without Enlarging the Register File -- Bounds Checking with Taint-Based Analysis -- Reducing Exit Stub Memory Consumption in Code Caches -- III Adaptive Microarchitectures -- Reducing Branch Misprediction Penalties Via Adaptive Pipeline Scaling -- Fetch Gating Control Through Speculative Instruction Window Weighting -- Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches -- Branch History Matching: Branch Predictor Warmup for Sampled Simulation -- Sunflower : Full-System, Embedded Microarchitecture Evaluation -- Efficient Program Power Behavior Characterization -- Generation of Efficient Embedded Applications -- Performance/Energy Optimization of DSP Transforms on the XScale Processor -- Arx: A Toolset for the Efficient Simulation and Direct Synthesis of High-Performance Signal Processing Algorithms -- A Throughput-Driven Task Creation and Mapping for Network Processors -- Optimizations and Architectural Tradeoffs for Embedded Systems -- MiDataSets: Creating the Conditions for a More Realistic Evaluation of Iterative Optimization -- Evaluation of Offset Assignment Heuristics -- Customizing the Datapath and ISA of Soft VLIW Processors -- Instruction Set Extension Generation with Considering Physical Constraints. |
| 520 ## - | |
| -- | It is a pleasure for us to introduce the proceedings of the second edition of theInternationalConferenceonHigh-PerformanceEmbeddedArchitecturesand Compilers (HiPEAC 2007). This conference ?lls a gap in that it focuses on how to meet the challenging performance requirements of future embedded systems through a concerted e?ort at both sides of the hardware/software interface. As a result, this year’s edition coveredtopic areasspanning from low-power,secure, and adaptive architectures via evaluation tools/methods to compiler optimi- tiontechniques.TheprogramalsofeaturedakeynotepresentationbyTomConte of North Carolina State University. This year we received 65 submissions of which 9 papers were committee - pers.Papersweresubmitted from15di?erent nations (about40 % fromEurope, 30% from Asia, and 30% from North America), which is a token of the global visibility of the conference. We had the luxury of having a strong Program Committee consisting of 34 experts in all areas within the scope of the conference and we kept all reviewing withintheProgramCommittee.Thus,eachpaperwastypicallyreviewedbyfour Program Committee members. We collected 258 reviews and we were happy to note that each paper was rigorously reviewed before any decisions were made, despite the fact that we shortened the review phase and that reviewing took place during most reviewers’ precious vacation time. |
| 650 #0 - | |
| -- | Computer science. |
| 650 #0 - | |
| -- | Data transmission systems. |
| 650 #0 - | |
| -- | Logic design. |
| 650 #0 - | |
| -- | Computer Communication Networks. |
| 650 14 - | |
| -- | Computer Science. |
| 650 24 - | |
| -- | Arithmetic and Logic Structures. |
| 650 24 - | |
| -- | Processor Architectures. |
| 650 24 - | |
| -- | Input/Output and Data Communications. |
| 650 24 - | |
| -- | Logic Design. |
| 650 24 - | |
| -- | Computer Communication Networks. |
| 650 24 - | |
| -- | Programming Languages, Compilers, Interpreters. |
| 700 1# - | |
| -- | Kaeli, David. |
| -- | editor. |
| 700 1# - | |
| -- | Stenström, Per. |
| -- | editor. |
| 700 1# - | |
| -- | Whalley, David. |
| -- | editor. |
| 700 1# - | |
| -- | Ungerer, Theo. |
| -- | editor. |
| 710 2# - | |
| -- | SpringerLink (Online service) |
| 773 0# - | |
| -- | Springer eBooks |
| 776 08 - | |
| -- | Printed edition: |
| -- | 9783540693376 |
| 830 #0 - | |
| -- | Lecture Notes in Computer Science, |
| -- | 0302-9743 ; |
| -- | 4367 |
| 856 40 - | |
| -- | http://dx.doi.org/10.1007/978-3-540-69338-3 |
| 912 ## - | |
| -- | ZDB-2-SCS |
| 912 ## - | |
| -- | ZDB-2-LNC |
| 950 ## - | |
| -- | Computer Science (Springer-11645) |
| 999 ## - | |
| -- | 14749 |
| -- | 14749 |
No items available.