Modelling Synthesis and Rapid Prototyping with the Verilog HDL - CIletti D Michael (New Delhi Pearson, 2010)