000 05566nam a22005775i 4500
001 978-3-540-72521-3
003 DE-He213
005 20201213201215.0
007 cr nn 008mamaa
008 100301s2007 gw | s |||| 0|eng d
020 _a9783540725213
_9978-3-540-72521-3
024 7 _a10.1007/978-3-540-72521-3
_2doi
050 4 _aQA76.7-76.73
050 4 _aQA76.76.C65
072 7 _aUMX
_2bicssc
072 7 _aUMC
_2bicssc
072 7 _aCOM051010
_2bisacsh
072 7 _aCOM010000
_2bisacsh
082 0 4 _a005.13
_223
100 1 _aAlmási, George.
_eeditor.
245 1 0 _aLanguages and Compilers for Parallel Computing
_h[electronic resource] :
_b19th International Workshop, LCPC 2006, New Orleans, LA, USA, November 2-4, 2006. Revised Papers /
_cedited by George Almási, Călin Caşcaval, Peng Wu.
264 1 _aBerlin, Heidelberg :
_bSpringer Berlin Heidelberg,
_c2007.
300 _aIX, 366 p. Also available online.
_bonline resource.
336 _atext
_btxt
_2rdacontent
337 _acomputer
_bc
_2rdamedia
338 _aonline resource
_bcr
_2rdacarrier
347 _atext file
_bPDF
_2rda
490 1 _aLecture Notes in Computer Science,
_x0302-9743 ;
_v4382
505 0 _aKeynote I -- Compilation Techniques for Partitioned Global Address Space Languages -- Session 1: Programming Models -- Can Transactions Enhance Parallel Programs? -- Design and Use of htalib – A Library for Hierarchically Tiled Arrays -- SP@CE - An SP-Based Programming Model for Consumer Electronics Streaming Applications -- Session 2: Code Generation -- Data Pipeline Optimization for Shared Memory Multiple-SIMD Architecture -- Dependence-Based Code Generation for a CELL Processor -- Expression and Loop Libraries for High-Performance Code Synthesis -- Applying Code Specialization to FFT Libraries for Integral Parameters -- Session 3: Parallelism -- A Characterization of Shared Data Access Patterns in UPC Programs -- Exploiting Speculative Thread-Level Parallelism in Data Compression Applications -- On Control Signals for Multi-Dimensional Time -- Keynote II -- The Berkeley View: A New Framework and a New Platform for Parallel Research -- Session 4: Compilation Techniques -- An Effective Heuristic for Simple Offset Assignment with Variable Coalescing -- Iterative Compilation with Kernel Exploration -- Quantifying Uncertainty in Points-To Relations -- Session 5: Data Structures -- Cache Behavior Modelling for Codes Involving Banded Matrices -- Tree-Traversal Orientation Analysis -- UTS: An Unbalanced Tree Search Benchmark -- Session 6: Register Allocation -- Copy Propagation Optimizations for VLIW DSP Processors with Distributed Register Files -- Optimal Bitwise Register Allocation Using Integer Linear Programming -- Register Allocation: What Does the NP-Completeness Proof of Chaitin et al. Really Prove? Or Revisiting Register Allocation: Why and How -- Session 7: Memory Management -- Custom Memory Allocation for Free -- Optimizing the Use of Static Buffers for DMA on a CELL Chip -- Runtime Address Space Computation for SDSM Systems -- A Static Heap Analysis for Shape and Connectivity: Unified Memory Analysis: The Base Framework.
520 _aThe 19th Workshop on Languages and Compilers for Parallel Computing was heldinNovember2006inNewOrleans,LouisianaUSA.Morethan40researchers from around the world gathered together to present their latest results and to exchange ideas on topics ranging from parallel programming models, code generation,compilationtechniques,paralleldatastructureandparallelexecution models,toregisterallocationandmemorymanagementinparallelenvironments. Out of the 49 paper submissions, the Program Committee, with the help of external reviewers, selected 24 papers for presentation at the workshop. Each paper had at least three reviews and was extensively discussed in the comm- tee meeting. The papers were presented in 30-minute sessions at the workshop. One of the selected papers, while still included in the proceedings, was not p- sented because of an unfortunate visa problem that prevented the authors from attending the workshop. We werefortunateto havetwooutstanding keynoteaddressesatLCPC2006, both from UC Berkeley. Kathy Yelick presented “Compilation Techniques for Partitioned Global Address Space Languages.” In this keynote she discussed the issues in developing programming models for large-scale parallel machines and clusters, and how PGAS languages compare to languages emerging from the DARPA HPCS program.She also presented compiler analysis and optimi- tion techniques developed in the context of UPC and Titanium source-to-source compilers for parallel program and communication optimizations.
650 0 _aComputer science.
650 0 _aComputer Communication Networks.
650 0 _aData structures (Computer science).
650 1 4 _aComputer Science.
650 2 4 _aProgramming Languages, Compilers, Interpreters.
650 2 4 _aProgramming Techniques.
650 2 4 _aComputation by Abstract Devices.
650 2 4 _aComputer Communication Networks.
650 2 4 _aArithmetic and Logic Structures.
650 2 4 _aData Structures.
700 1 _aCaşcaval, Călin.
_eeditor.
700 1 _aWu, Peng.
_eeditor.
710 2 _aSpringerLink (Online service)
773 0 _tSpringer eBooks
776 0 8 _iPrinted edition:
_z9783540725206
830 0 _aLecture Notes in Computer Science,
_x0302-9743 ;
_v4382
856 4 0 _uhttp://dx.doi.org/10.1007/978-3-540-72521-3
912 _aZDB-2-SCS
912 _aZDB-2-LNC
950 _aComputer Science (Springer-11645)
999 _c14945
_d14945